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Abstract - This paper proposes a new modulation strategy with 
balanced power device currents for the full-bridge three-level 
(FBTL) DC/DC converter. The proposed modulation strategy has 
two working patterns, which can not only realize zero-voltage 
switching (ZVS) but also satisfy the wide input voltage range. 
More significantly, the two working patterns of the proposed 
strategy can both balance the currents among the power switches 
and clamping diodes in comparison with the conventional control 
strategies causing current imbalances among the power switches 
and clamping diodes. Consequently, the proposed strategy can 
balance the thermal stresses among the power switches and 
clamping diodes, which would thus improve the converter’s 
reliability. Finally, the experimental results, obtained by a built 
1.5 kW experimental prototype, verify almost zero current 
difference and zero thermal stress difference among the inner 
power switches, outer power switches, and clamping diodes 
under the proposed strategy. 
Keywords - balanced power device currents, full-bridge three-
level (FBTL) DC/DC converter, wide input voltage range, zero-
voltage switching (ZVS). 
 
I.  INTRODUCTION 
 
The three-level (TL) DC/DC converter is attractive for the 
high voltage applications, such as three-phase power factor 
correction systems, renewable energy systems, electric vehicle 
charging systems, and distributed power systems [1-5], 
because the voltage stresses on the power switches are only 
half of the input voltage (Vin/2) in the TL DC/DC converter [6], 
[7]. So far, many studies about the TL DC/DC converter have 
been carried out [8-20]. In [8], a zero-voltage and zero-current 
switching half-bridge (HB) TL DC/DC converter was 
proposed, in which the phase-shift control strategy can be 
applied into the TL DC/DC converter by adding a flying 
capacitor in the primary side. Based on [8], a TL DC/DC 
converter with the auxiliary circuit was proposed to reduce the 
circulating current for the converter’s efficiency improvement 
[9]. An improved zero-voltage switching (ZVS) DC/DC 
converter with series-connected transformers was proposed in 
[10], which can both realize the ZVS within nearly entire load 
range and balance the output currents. In [11], a novel ZVS 
TL DC/DC converter was proposed, which features a simple 
and compact circuit structure by removing two clamped 
diodes and connecting the mid-points of the input capacitors 
and switching pairs. Based on [11], four types of new pulse-
wide modulation PWM TL DC/DC converters with the wide 
range soft-switching are proposed for industrial applications in 
[12] and a new ZVS modulation strategy with input 
capacitors’ current balancing control strategy was proposed in 
[13] for the TL DC/DC converter. Additionally, a secondary-
side phase-shift-controlled ZVS DC/DC converter with the 
wide voltage gain was proposed in [14] for the high voltage 
applications, which can effectively reduce the circulating 
current. 
The above studies mainly focus on the HB TL DC/DC 
converters, but they are not suitable for the high power 
electronic systems because of the higher current stresses on 
the power switches in comparison with the full-bridge (FB) 
DC/ DC converters [21-23]. In addition, the modulation 
strategy of the FB circuit structure is different from that of the 
HB circuit structure and even more complex due to more 
power devices in comparison with the HB circuit structure. In 
[15] and [16], two hybrid ZVS full-bridge three-level (FBTL) 
DC/DC converters were proposed for high power applications, 
which are both composed of a TL leg and a two-level leg in 
the primary side. A zero-voltage and zero-current switching 
FBTL with reduced circulating current and an improved FBTL 
DC/DC converter with input capacitors’ voltage balancing 
control strategy were proposed in [17] and [18] respectively, 
but they cannot satisfy the wide input voltage range. Two 
modulation strategies named chopping phase-shift (CPS) 
strategy and double phase-shift (DPS) strategy were proposed 
in [19] and [20] respectively for the FBTL DC/DC converter, 
which can both satisfy the wide input voltage range.  
When it comes to the modulation strategies for FBTL 
DC/DC converters, there are mainly three objectives that 
previous research aims to achieve, which include the soft 
switching, wide input voltage range, and reliability of input 
capacitors (capacitors’ voltages and currents balancing 
methods). However, there are few studies paying attention on 
the current balancing among the power devices in the FBTL 
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DC/DC converter, which is closely related with the reliability 
of the converter because the unbalanced currents among the 
power devices would result in the power loss imbalances and 
thermal stress imbalances among the power devices [24-26]. 
In this paper, the current imbalance issue of the power 
devices under the conventional modulation strategies in the 
FBTL DC/DC converter is pointed out and analysed in 
detailed. Then, a new modulation strategy is proposed for the 
FBTL DC/DC converter to eliminate these current imbalances. 
In addition, the proposed strategy is composed of two working 
patterns for satisfying the wide input voltage range. These two 
working patterns can both realize zero-voltage switching (ZVS) 
and has the ability of seamless transition. More importantly, 
the two working patterns can both balance the currents among 
power switches and clamping diodes. Accordingly, the 
proposed strategy would balance the power losses and thermal 
stresses among the power switches and clamping diodes, 
which is helpful for improving the reliability of the converter. 
The performances of the FBTL DC/DC converter under the 
proposed strategy are analysed in detail and verified by the 
experimental results. 
This paper is organized as follows. Section II analyzes the 
current imbalance issue of the power devices under the 
conventional strategies. Section III introduces the proposed 
modulation strategy and analyzes the operation principles of 
the proposed strategy in detail. Section IV presents the 
detailed analysis about the characteristics and performances of 
the proposed strategy. Section V demonstrates the 
experimental results to verify the proposed strategy. Finally, 
the main contributions of this paper are summarized in Section 
VI. 
 
II. CURRENT IMBALANCE ISSUE UNDER CONVENTIONAL 
STRATEGIES 
 




Fig. 1. Circuit Structure of FBTL DC/DC converter. 
 
In Fig. 1, in the primary side, Ci1 and Ci2 are two input 
capacitors which split the input voltage Vin into V1 and V2; S1, 
S4, S5, S8 are outer switches and D1, D4, D5, D8 are their body 
or paralleled diodes; S2, S3, S6, S7 are inner power switches and 
D2, D3, D6, D7 are their body or paralleled diodes; C1 - C8 are 
parasitic capacitors of S1 - S8; Cs1 and Cs2 are two flying 
capacitors; D9 - D12 are four clamping diodes; Tr is the 
isolation transformer; Lr is the leakage inductor of Tr plus 
added inductor in series with Tr. In the secondary side, Dr1 - 
Dr4 are four output rectifier diodes; Lo and Co are output filter 
inductor and output filter capacitor, respectively. In addition, 
Vin is the input voltage; V1 and V2 are the voltage on the input 
capacitor Ci1 and Ci2; iCi1 and iCi2 are the current on the input 
capacitor Ci1 and Ci2; Vab is the voltage between the point a 
and b; ip is the primary current of the transformer Tr; i1 - i8 are 
currents on the primary power switches (S1, D1) - (S1, D8); iD9 - 
iD12 are currents on the clamping diodes D9 - D12; n is the turns 
ratio of the transformer Tr; iLo is the current through the output 
filter inductor Lo; Vo and Io are the output voltage and output 
current respectively. 
In order to simplify the following analysis, several 
assumptions are made as: 1) all the switches and diodes are 
ideal; 2) two input capacitors Ci1 and Ci2 are large enough to 
be considered as two voltage sources with the values of the 
half of input voltage (Vin/2); 3) two flying capacitors Cs1 and 
Cs2 are considered as two voltage sources with the values of 
Vin/2 but only provide charging and discharging paths for the 
switches’ parasitic capacitors; 4) the output filter inductor Lo is 
large enough to be considered as a constant current source; 
and 5) the parasitic capacitors of S1 - S8 are the same, which 
means C1 = C2 = C3 = C4 = C5 = C6 = C7 = C8 = Cj. 
Fig. 2 presents the currents through the power switches (i1 - 
i8) and currents through the clamping diodes (iD9 - iD12) under 
the DPS strategy as an example to explain the current 
imbalance issue under the conventional modulation strategies, 
in which drv1 - drv8 are driving signals for the power switches 
S1 - S8; Ts is one switching period; α1, α2, and θ are phase-shift 
delays. It needs to be mentioned that the currents i1 - i8 and iD9 
- iD12 under the CPS strategy are the same as that under the 
DPS strategy.  
 
(a) 
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(b) 
Fig. 2. Currents on primary power devices under DPS strategy. (a) Three-level 
mode. (b) Two-level mode. 
From Fig. 2, it can be observed that: 1) for the currents on 
the outer power switches (i1, i4, i5, i8) as marked by red color, 
i1, i4 are the same besides 180o phase difference, i5, i8 are the 
same besides 180o phase difference, and i5, i8 are higher than i1, 
i4; 2) for the currents on the inner power switches (i2, i3, i6, i7) 
as marked by blue color, i2, i3 are the same besides 180o phase 
difference, i6, i7 are the same besides 180o phase difference, 
the root mean square (RMS) value of i2, i3, i6, i7 are the same 
but the average value of i2, i3 are smaller than that of i6, i7; 3) 
for the currents on the clamping diodes (iD9, iD10, iD11, iD12) as 
marked by orange color, iD9, iD10 are the same besides 180o 
phase difference, iD11, iD12 are zero, so iD9, iD10 are higher than 
iD11, iD12. Therefore, based on the above analysis, it can be 
concluded that the currents among the outer power switches (i1, 
i4, i5, i8), inner power switches (i2, i3, i6, i7), and clamping 
diodes (iD9, iD10, iD11, iD12) are unbalanced under the 
conventional strategies. 
Table I presents the calculation equations about the RMS 
and average values of i1 - i8 and iD9 - iD12 under the DPS 
strategy according to Fig. 2. 
 
III. PROPOSED MODULATION STRATEGY 
 
In order to eliminate the current imbalances among the 
power devices under the conventional strategies, a new 
modulation strategy with balanced power device currents is 
proposed for FBTL DC/DC converter. 
 
 
TABLE I. THEORETICAL EQUATIONS ABOUT RMS AND AVERAGE VALUES OF CURRENTS ON PRIMARY POWER DEVICES UNDER DPS STRATEGY 
 Three-level mode Two-level mode 
i1, i4 RMS value 2 3
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iD11, iD12 RMS value 0 0 
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Reference [13] had proposed a similar current balancing 
method, but it is for the HB TL DC/DC converter. Comparing 
between the HB and FB TL DC/DC converter, the FBTL 
DC/DC is more suitable for the high power applications and 
the modulation strategies between HB and FB TL DC/DC 
converter are quite different. The modulation strategy of the 
FBTL DC/DC converter is more complex than that of the HB 
TL DC/DC converter not only because the circuit structure of 
the FB converter is more complex but also because the 
modulation strategy for the FBTL DC/DC converter normally 
needs to satisfy the wide input voltage range. In order to 
satisfy the wide input voltage range, the proposed modulation 
strategy is composed of two working patterns. More 
significantly, these two working patterns can both effectively 
balance the currents among the power devices and the 
transition between these two working patterns is seamless. 
Figs. 3(a) and 3(b) show the operation principles of two 
working patterns respectively, in which drv1 - drv8 are driving 
signals of the power switches S1 - S8; d1 and d2 are duty ratios 





Fig. 3. Proposed modulation strategy. (a) Working pattern I. (b) Working 
pattern II. 
 
1) Working pattern I is used for the low input voltage. In 
the working pattern I, the output voltage Vo is adjusted by 
changing the duty ratio d1. The working pattern I operates by 
swapping the duty ratios for the switching pairs (S1, S8) and (S4, 
S5) respectively in every switching period to make the currents 
through the power devices balanced in every two switching 
periods. Therefore, the working pattern I has two operation 
modes as marked in Fig. 3(a) that: in the mode I as [t3 - t15], 
the duty ratio of drv1 and drv4 are both d1, the duty ratio of drv2, 
drv3, drv5, drv6, drv7, and drv8 are all 0.5 if neglecting the dead 
time; but in the mode II as [t15 - t27], the duty ratio of drv5 and 
drv8 are both d1, the duty ratio of drv1, drv2, drv3, drv4, drv6, and 
drv7 are all 0.5 if neglecting the dead time. By adjusting the 
value of d1, the time length of the third-level voltages (Vin and 
-Vin) as marked by red color in Fig. 3(a) can be changed, 
which would thus change the output voltage Vo. For instance, 
if reducing d1, the time length of the third-level voltages (Vin 
and -Vin) would decrease, which means that the output voltage 
Vo would decrease. 
2) Working pattern II is used for the high input voltage 
when d1 reduces to zero. In the working pattern II, the output 
voltage Vo is adjusted by changing the duty ratio d2. The 
working pattern II operates by swapping the duty ratios for the 
switching pairs (S1, S8), (S2, S7), (S3, S6), and (S4, S5) 
respectively in every switching period to balance the currents 
through the power devices in every two switching periods. 
Therefore, the working pattern II also has two operation 
modes as marked in Fig. 3(b) that: in the mode I as [t3 - t17], 
the duty ratios of drv1 and drv4 are both 0, the duty ratio of drv2 
and drv3 are both d2, and the duty ratio of drv5, drv6, drv7, and drv8 
are all 0.5 if neglecting the dead time; but in the mode II as [t17 
- t31], the duty ratio of drv5 and drv8 are both 0, the duty ratio of 
drv6 and drv7 are both d2, and the duty ratio of drv1, drv2, drv3, and 
drv4 are all 0.5 if neglecting the dead time. By adjusting the 
value of d2, the time length of the second-level voltages (Vin/2 
and -Vin/2) as marked by blue color in Fig. 3(b) can be 
changed, which would thus change the output voltage Vo. For 
instance, if reducing d2, the time length of the second-level 
voltages (Vin/2 and -Vin/2) would decrease, which means that 
the output voltage Vo would decrease. 
Fig. 4 presents the equivalent circuits of the working pattern 
I shown in Fig. 3(a) as an example to analyze the operation 
principle of the proposed strategy. The analysis of the 
operation principle in the working pattern II is similar to that 
in the working pattern I, which is not repeated here. 
Stage 1 [before t3]: The power switches S3, S4, and S6 are all 
in on-state, so the primary voltage Vab equals to -Vin/2 and the 
input power transfers to the load from Dr2 and Dr3. The 
primary current of the transformer ip is -Io/n. 
Stage 2 [t3 - t4]: At t3, the power switches S3, S4, and S6 are 
turned off. Then the parasitic capacitors C3, C4, C6 are charged 
and C1, C2, C7 are discharged. The primary current ip starts to 
increase and is not enough to provide output current, so the 
output rectifier diodes Dr1, Dr2, Dr3, and Dr4 conduct 
simultaneously, which clamps both the primary and secondary 
voltage of the transformer at 0 V. 
Stage 3 [t4 - t5]: At t4, the voltages on C3, C4, C6 increase to 
Vin/2 and the voltages on C1, C2, C7 decrease to 0 V, so the 
primary voltage Vab reaches to Vin. Then the primary current ip 
flows through D1, D2, D7, and D8, which clamps the voltage on 
S1, S2, S7, and S8 at 0 V. Therefore, S1, S2, S7, and S8 can be 
turned on with zero-voltage. During this time period, the 
primary current ip increases linearly because the voltage on Lr 
is the input voltage Vin. 
Stage 4 [t5 - t6]: At t5, the primary current ip increases to 0 A, 
which means the current direction of ip would change. During 
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this time period, the primary current ip still increases linearly 
because the voltage on Lr maintains Vin. 
Stage 5 [t6 - t7]: At t6, the primary current ip increases to the 
positive reflected output current whose value is Io/n. Then the 
output rectifier diodes Dr2 and Dr3 are turned off, and the input 
power would transfer to load from Dr1 and Dr4. 
Stage 6 [t7 - t8]: At t7, the power switch S1 is turned off. 
Then the parasitic capacitor C1 is charged and C4 is discharged.  
Stage 7 [t8 - t9]: At t8, the voltage on C1 increases to Vin/2 
and the voltage on C4 decreases to 0 V. Then, the clamping 
diode D9 conducts and the primary current ip flows through D9, 
S2, S7, and S8. During this time period, the primary voltage Vab 
is Vin/2. 
At t9, the power switches S2, S7, and S8 are turned off. The 
second half cycle [t9 - t15] of the mode I starts, whose analysis 
is similar to the first half cycle [t3 - t9]. The analysis of the 




(a)                                   (b)                                   (c) 
 
(d)                                   (e)                                   (f) 
 
(g) 
Fig. 4. Equivalent circuits under working pattern I of proposed strategy. (a) 
[before t3]. (b) [t3-t4]. (c) [t4-t5]. (d) [t5-t6]. (e) [t6-t7]. (f) [t7-t8]. (g) [t8-t9]. 
 
IV. CHARACTERISTICS AND PERFORMANCES OF PROPOSED 
STRATEGY 
 
A. Duty Cycle Loss 
 
In the working pattern I shown in Fig. 3(a), [t3 - t6], [t9 - t12] 
and [t15 - t18], [t21 - t24] are the time intervals of the duty cycle 
loss in the mode I and II respectively, and these four time 
intervals are the same. If neglecting the quite short time 
intervals [t3 - t4], [t9 - t10], [t15 - t16], and [t21 - t22], they can be 
calculated by (1). 
12 246 3 9 18 15 21
2 r o
in
L It t t t t t t t
n V
        

                (1) 
Based on (1), the duty cycle loss in every switching period 
Ts under the working pattern I namely dloss_I can be obtained 
by (2). 




s s s s sin
t t t t t t t t L Id
T T T T n V T
  
      
 
   (2) 
In the working pattern II shown in Fig. 3(b), [t3 - t7], [t10 - 
t14] and [t17 - t21], [t24 - t28] are the time intervals of the duty 
cycle loss in the mode I and II respectively, and these four 
time intervals are the same. If neglecting the quite short time 
intervals [t3 - t4], [t10 - t11], [t17 - t18], and [t24 - t25], they can be 
calculated by (3). 
14 287 3 10 21 17 24
3 r o
in
L It t t t t t t t
n V
        

               (3) 
Based on (3), the duty cycle loss in every switching period 
Ts under the working pattern II namely dloss_II can be obtained 
by (4). 




s s s s sin
t t t t t t t t L Id
T T T T n V T
  
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 
  (4) 
Table II presents the comparison results about the duty 
cycle loss under the conventional strategies and proposed 
strategy. From Table II, it can be observed that: 1) the duct 
cycle loss of the working pattern I under the proposed strategy 
is smaller than that of the three-level mode under the 
conventional strategies; 2) The duty cycle loss of the working 
pattern II under the proposed strategy is the same as that of the 
two-level mode under the CPS strategy. 
 
B. Output Characteristics 
 
If neglecting the effect of the dead time, the average output 
voltage in the working pattern I namely Vo_I and working 
pattern II namely Vo_II can be calculated by (5) and (6), 
respectively. 
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C. ZVS Achievement Conditions 
 
1) Working Pattern I 
In the mode I, the zero-voltage switch-on of the power 
switches S4 and S8 is mainly determined by the reflected 
current from the output filter inductor. Normally, the output 
filter inductance is quiet large enough to make the power 
switches S4 and S8 achieve zero-voltage switch-on even at the 
light load. For instance, in order to ensure the zero-voltage 
switch-on of the power switch S4 in Fig. 3(a), the energy E1 is 
needed to discharge the capacitor C4 from Vin/2 to 0 V and 
charge the capacitor C1 from 0 V to Vin/2, whose expression 
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TABLE II. COMPARISON RESULTS ABOUT DUTY CYCLE LOSS 
Item CPS Strategy DPS Strategy Proposed Strategy 
Duty Cycle Loss 
Three-level mode/ 
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Note: θ is the phase shift time between the driving signals of S2 and (S7, S8) or the driving signals S3 and (S5, S6) in the CPS and DPS strategy. α is a constant 
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In the mode I, the energy stored in the inductor Lr is used to 
realize the zero-voltage switch-on for the power switches S1, 
S2, S3, S5, S6, and S7. For instance, in order to achieve the zero-
voltage switch-on for the power switches S3, S5, and S6 in Fig. 
3(a), the capacitors C3, C5, C6 need to be discharged from Vin/2 
to 0 V and the capacitors C2, C7, C8 need to be charged from 0 
V to Vin/2. Accordingly, the following equation (8) should be 
satisfied to achieve the zero-voltage switch-on of S3, S5, and S6. 
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In the mode II, the reflected current from the output filter 
inductor is used to realize the zero-voltage switch-on for the 
power switches S1 and S5; and the energy stored in the 
inductor Lr is used to realize the zero-voltage switch-on for the 
switches S2, S3, S4, S6, S7, and S8. The requirements for the 
power switches to achieve zero-voltage switch-on in the mode 
II are same as that in the operation mode I, which is not 
repeated here. 
Therefore, based on (8), the load range of ZVS achievement 
in the working pattern I namely Io_ZVS_I can be obtained by (9). 
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2) Working Pattern II 
In the mode I, the zero-voltage switch-on of power switches 
S3, S7 and S8 is mainly determined by the reflected current 
from the output filter inductor. Normally, the output filter 
inductance is quiet large enough to make the power switches 
S3, S7, and S8 achieve zero-voltage switch-on even at the light 
load. For instance, in order to ensure the zero-voltage switch-
on of the power switch S3 in Fig. 3(b), the energy E2 is needed 
to discharge the capacitor C3 from Vin/2 to 0 V and charge the 
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In the mode I, the energy stored in the inductor Lr is used to 
realize the zero-voltage switch-on for the power switches S2, 
S5, and S6. For instance, in order to achieve the zero-voltage 
switch-on for the power switches S5 and S6 in Fig. 3(b), the 
capacitors C5, C6 need to be discharged from Vin/2 to 0 V and 
the capacitors C7, C8 need to be charged from 0 V to Vin/2. 
Accordingly, the following equation (11) should be satisfied to 
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In the mode II, the reflected current from the output filter 
inductor is used to realize the zero-voltage switch-on for the 
power switches S1, S2, and S6; and the energy stored in the 
inductor Lr is used to realize the zero-voltage switch-on for the 
switches S3, S4, and S7. The requirements for the power 
switches to achieve zero-voltage switch-on in the mode II are 
same as that in the operation mode I, which is not repeated 
here. 
Therefore, based on (11), the load range of ZVS 
achievement in the working pattern I namely Io_ZVS_II can be 
obtained by (12). 
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Table III presents the comparison results about the ZVS 
range under the conventional strategies and proposed strategy. 
From Table III, it can be observed that: 1) the ZVS range of 
the working pattern II under the proposed strategy is the same 
as that of the three-level mode under the conventional 
strategies; 2) the ZVS range of the working pattern I under the 
proposed strategy is little smaller than that of the three-level 
mode under the conventional strategies because the 
conventional strategies could realize the ZVS of one more 
power switch by increasing the duty cycle loss. 
 
D. Currents on Power Devices 
 
Fig. 5 shows the currents flowing through the primary 
power devices under the proposed strategy. From Fig. 5, it can 
be observed that: 1) under the working pattern I, the currents 
on the outer power switches i1, i4, i5, i8, on the inner power 
switches i2, i3, i6, i7, and on the clamping diodes iD9, iD10, iD11, 
iD12 are the same besides phase difference, respectively; 2) 
under the working pattern II, the RMS and average values of i1, 
i4, i5, i8 are the same respectively, the RMS and average values 
of i2, i3, i6, i7 are also the same respectively, and iD9, iD10, iD11, 
iD12 are the same besides phase difference. Based on the above 
analysis, it can be concluded that the two working patterns of 
the proposed strategy can both balance the currents among the 
power switches and clamping diodes. 
Table IV presents the calculation equations about the RMS 
and average values of i1 - i8 and iD9 - iD12 under the proposed 
strategy according to Fig. 5. 
 
 
0885-8993 (c) 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2019.2918271, IEEE
Transactions on Power Electronics
IEEE POWER ELECTRONICS REGULAR PAPER 
 
 
TABLE III. COMPARISON RESULTS ABOUT ZVS ACHIEVEMENT CONDITIONS 
Item CPS Strategy DPS Strategy Proposed Strategy 
ZVS Range 
Three-level mode/ 
Working pattern I 


















































Fig. 5. Currents on primary power devices under proposed strategy. (a) 
Working pattern I. (b) Working pattern II. 
 
 
According to the equations in Tables I, IV and circuit 
parameters in Appendix, the theoretical comparison results 
about the currents on the primary power devices are presented 
in Figs. 6 - 8, in which i1_rms_three_DPS - i8_rms_three_DPS, 
i1_avg_three_DPS - i8_avg_three_DPS and i1_rms_two_DPS - i8_rms_two_DPS, 
i1_avg_two_DPS - i8_avg_two_DPS are the RMS value, average value of 
the currents on the power switches (S1, D1) - (S8, D8) under the 
three-level and two-level mode of the DPS strategy 
respectively; iD9_rms_three_DPS - iD12_rms_three_DPS, iD9_avg_three_DPS - 
iD12_avg_three_DPS and iD9_rms_two_DPS - iD12_rms_two_DPS, iD9_avg_two_DPS 
- iD12_avg_two_DPS are the RMS value, average value of the 
currents on the clamping diodes D9 - D12 under the three-level 
and two-level mode of the DPS strategy respectively; i1_rms_I - 
i8_rms_I, i1_avg_I - i8_avg_I and i1_rms_II - i8_rms_II, i1_avg_II - i8_avg_II are 
the RMS value, average value of the currents on the power 
switches (S1, D1) - (S8, D8) under the working pattern I and II 
of the proposed strategy respectively; iD9_rms_I - iD12_rms_I, 
iD9_avg_I - iD12_avg_I and iD9_rms_II - iD12_rms_II, iD9_avg_II - iD12_avg_II 
are the RMS value, average value of the currents on the 
clamping diodes D9 - D12 under the working pattern I and II of 
the proposed strategy respectively. 
From Figs. 6 - 8, it can be observed that: 1) for the currents 
on the outer power switches (i1, i4, i5, i8) in Fig. 6, the RMS 
and average value of i5, i8 are larger than that of i1, i4 under the 
conventional strategy; but the RMS and average value of them 
become the same under the proposed strategy; 2) for the 
currents on the inner power switches (i2, i3, i6, i7) in Fig. 7, the 
RMS value of them are the same but the average value of i6, i7 
are larger than that of i2, i3 under the conventional strategy; the 
RMS and average value of them become the same under the 
proposed strategy; 3) for the currents on the clamping diodes 
(iD9, iD10, iD11, iD12) in Fig. 8, the RMS and average value of iD9, 
iD10 are larger than that of iD11, iD12 under the conventional 
strategy; but the RMS and average value of them become the 
same under the proposed strategy; 4) the differences among 
the currents on outer power switches, inner power switches, 
and clamping diodes under the conventional strategy would 
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TABLE IV. THEORETICAL EQUATIONS ABOUT RMS AND AVERAGE VALUES OF CURRENTS ON PRIMARY POWER DEVICES UNDER PROPOSED STRATEGY 
 Working pattern I Working pattern II 
i1, i4, i5, i8 RMS value 2 3
1
2 3
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(a)                                                            (b) 
Fig. 6. Theoretical calculation about RMS and average values of currents on 
outer power switches. (a) Three-level mode of DPS strategy and working 
pattern I of proposed strategy (Vin = 350 V, Vo = 50 V). (b) Two-level mode of 
DPS strategy and working pattern II of proposed strategy (Vin = 550 V, Vo = 
50 V). 
     
(a)                                                            (b) 
Fig. 7. Theoretical calculation about RMS and average values of currents on 
inner power switches. (a) Three-level mode of DPS strategy and working 
pattern I of proposed strategy (Vin = 350 V, Vo = 50 V). (b) Two-level mode of 






     
(a)                                                            (b) 
Fig. 8. Theoretical calculation about RMS and average values of currents on 
clamping diodes. (a) Three-level mode of DPS strategy and working pattern I 
of proposed strategy (Vin = 350 V, Vo = 50 V). (b) Two-level mode of DPS 
strategy and working pattern II of proposed strategy (Vin = 550 V, Vo = 50 V). 
 
E. Implementation of Proposed Strategy 
 
For the working pattern I, the duty cycle d1 calculated by 
the control loop would be changed in every two switching 
periods to adjust the output voltage Vo in the practical 
application. As shown in Fig. 3(a), in the first switching period, 
the calculated d1 is set for the driving signals of the power 
switches S1, S4 and the duct cycle 0.5 minus the dead time 
divided by Ts is set for the driving signals of the power 
switches S2, S3, S5, S6, S7, and S8; in the second switching 
period, the calculated d1 is set for the driving signals of the 
power switches S5, S8 and the duct cycle 0.5 minus the dead 
time divided by Ts is set for the driving signals of the power 
switches S1, S2, S3, S4, S6, and S7. With the increasing of the 
input voltage, d1 would decrease to maintain the output 
voltage at the constant value. When d1 reduces to the zero, 
then the working pattern II starts to be utilized and d1 is kept at 
zero, so the transition between the two working patterns is 
seamless. For the working pattern II, the duty cycle d2 
calculated by the control loop would be changed in every two 
switching periods to adjust the output voltage Vo in the 
practical application. As shown in Fig. 3(b), in the first 
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switching period, the calculated d2 is set for the driving signals 
of the power switches S2, S3 and the duct cycle 0.5 minus the 
dead time divided by Ts is set for the driving signals of the 
power switches S5, S6, S7, and S8; in the second switching 
period, the calculated d2 is set for the driving signals of the 
power switches S6, S7 and the duct cycle 0.5 minus the dead 
time divided by Ts is set for the driving signals of the power 
switches S1, S2, S3, and S4.  
Under the steady operations, the duty cycle d1 and d2 
calculated by the control algorithms are adjusted in every two 
switching periods to control the output voltage and balance the 
currents on the primary power devices. Under the dynamic 
changes, the duty cycle d1 and d2 calculated by the control 
algorithms can be adjusted in every switching period to 
control the converter, which would thus make dynamic 
responses as the conventional modulation strategies, because 
both working patter I and II have the feature that the mode I 
and II (shown in Fig. 3) can be utilized alone separately to 
control the output voltage and have the same output 
characteristics. 
Fig. 9 presents the diagram about the implementation of the 
proposed modulation strategy, in which the conventional 
proportional-integral PI control algorithm is utilized to 
calculate duty cycles d1 and d2. As shown in Fig. 9, the 
working pattern I is used for the low input voltage by 
adjusting the duty cycle d1 from maximum value d1_max to 0; 
when d1 decreases to 0 due to the increasing of the input 
voltage, the working pattern II would be used for the higher 
input voltage by adjusting the duty cycle d2. 
 
 
Fig. 9. Diagram about implementation of proposed control strategy. 
 
V. EXPERIMENTAL VERIFICATION 
 
In order to verify the proposed modulation strategy, a 1.5 
kW experimental prototype is established, whose circuit 
parameters are presented in Appendix. Figs. 10(a) and 10(b) 
present the experimental set-up and hardware of FBTL 
DC/DC converter. 
     
(a)                                                  (b) 
Fig. 10. (a) Experimental set-up. (b) Hardware of FBTL DC/DC converter. 
 
Figs. 11(a) and 10(b) present the experimental results 
including the primary voltage Vab, output voltage Vo, primary 
current ip, and current through the output filter inductor iLo 
under the working pattern I and II. 
 
(a)                                                         (b) 
Fig. 11. Experimental results including Vab, Vo, ip, and iLo (Vo = 50 V, Po = 1.5 
kW). (a) Working pattern I of proposed strategy (Vin = 350 V). (b) Working 
pattern II of proposed strategy (Vin = 550 V). 
 
Fig. 12 presents experimental results including the voltages 
and currents on the input capacitors (V1, V2, iCi1, and iCi2) when 
the output voltage Vo is 50 V and output power Po is 1.5 kW. 
From Fig. 12, it can be observed that: under the proposed 
modulation strategy, 1) the voltages on the input capacitors 
(V1, V2) are balanced; 2) the currents on the input capacitors 
(iCi1, iCi2) are also balanced, and RMS of iCi1, iCi2 under the 
working pattern I (Vin = 350V) and II (Vin = 550V) are about 
5.1 A and 4.5 A respectively. 
 
(a)                                                         (b) 
Fig. 12. Experimental results including V1, V2, iCi1, and iCi2 (Vo = 50 V, Po = 
1.5 kW). (a) Working pattern I of proposed strategy (Vin = 350 V). (b) 
Working pattern II of proposed strategy (Vin = 550 V). 
 
Figs. 13(a) - 13(c) show the ZVS achievement 
performances of the power switches S1, S5, and S6 under the 
working pattern I, in which it can be observed that S1, S5, and 
S6 realize zero-voltage switching-on. Figs. 14(a) - 14(b) 
present the ZVS achievement performances of the power 
switches S2 and S7 under the working pattern II, in which it 
can be observed that S2 and S7 realize zero-voltage switching-
on. The ZVS achievement performances of other power 
switches are similar to the results in Figs. 13 - 14, which are 
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(c) 
Fig. 13. ZVS achievement performances under working pattern I (Vin = 350 V, 
Vo = 50 V, Po = 1.5 kW). (a) S1. (b) S5. (c) S6. 
Note: In Fig. 13, VGS_S1, VGS_S5, VGS_S6 are the gate-source of S1, S5, S6; VDS_S1, 






Fig. 14. ZVS achievement performances under working pattern II (Vin = 550 V, 
Vo = 50 V, Po = 1.5 kW). (a) S2. (b) S7. 
Note: In Fig. 14, VGS_S2, VGS_S7 are the gate-source voltage of S2, S7; VDS_S2, 
VDS_S7 are the drain-source voltage of S2, S7. 
 
Figs. 15 - 17 present the experimental results about the 
clamping diode currents iD9, iD10, iD11, iD12, outer switch 
currents i1, i4, i5, i8, and inner switch currents i2, i3, i6, i7, 
respectively, under the DPS strategy and proposed strategy. 
 
(a)                                                         (b) 
 
(c)                                                         (d) 
Fig. 15. Experimental results of clamping diode currents iD9, iD10, iD11, and iD12 
(Vo = 50 V, Po = 1.5 kW). (a) Three-level mode of DPS strategy (Vin = 350 V). 
(b) Working pattern I of proposed strategy (Vin = 350 V). (c) Two-level mode 
of DPS strategy (Vin = 550 V). (d) Working pattern II of proposed strategy (Vin 
= 550 V). 
 
 
(a)                                                         (b) 
 
(c)                                                         (d) 
Fig. 16. Experimental results of outer switch currents i1, i4, i5, and i8 (Vo = 50 
V, Po = 1.5 kW). (a) Three-level mode of DPS strategy (Vin = 350 V). (b) 
Working pattern I of proposed strategy (Vin = 350 V). (c) Two-level mode of 




(a)                                                         (b) 
 
(c)                                                         (d) 
Fig. 17. Experimental results of inner switch currents i2, i3, i6, and i7 (Vo = 50 
V, Po = 1.5 kW). (a) Three-level mode of DPS strategy (Vin = 350 V). (b) 
Working pattern I of proposed strategy (Vin = 350 V). (c) Two-level mode of 
DPS strategy (Vin = 550 V). (d) Working pattern II of proposed strategy (Vin = 
550 V). 
 
From Figs. 15 - 17, it can be observed that: 1) the clamping 
diode currents iD9, iD10, iD11, iD12, the outer switch currents i1, i4, 
i5, i8, and inner switch currents i2, i3, i6, i7 are unbalanced 
under the DPS strategy; but 2) by utilizing the proposed 
strategy, the clamping diode currents iD9, iD10, iD11, iD12, the 
outer switch currents i1, i4, i5, i8, and inner switch currents i2, i3, 
i6, i7 can be balanced; 3) the experimental results shown in 
Figs. 15 - 17 are consistent with the theoretical analysis in 
Section II and IV-D. 
Fig. 18 shows the experimental results about transition 
performance between the two working patterns, which 
includes the input voltage (Vin), voltages on the two input 
capacitors (V1, V2), and ac component of the output voltage 
Vo~. In Fig. 18, the input voltage steps up from 300 V to 550 
V and is finally set back to 300 V when the output voltage Vo 
is 50 V and output power Po is 1.5 kW. From Fig. 18, it can be 
observed that there is no abnormal votlage spike on the two 
input capacitors during the transitions between the two 
working patterns. 
 
Fig. 18. Experimental results about transition performance between two 
working patterns when Vo = 50 V and Po = 1.5 kW. 
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Normally, the conduction power loss and thermal stress on 
the power device is closely related to the current flowing 
through it. Figs. 19 and 20 present the comparison results 
about the loss breakdown and thermal stresses of the primary 
power devices between the conventional strategy and 
proposed strategy, respectively. 
From Fig. 19, it can be observed that: 1) under the DPS 
strategy, the conduction losses among the inner power 
switches are balanced because the RMS values of the currents 
through the inner power switches are almost the same and 
MOSFET is used for the primary power switches in the built 
prototype, but the conduction losses among the outer power 
switches and clamping diodes are unbalanced; 2) after 
utilizing the proposed strategy, the conduction losses among 
the outer power switches, inner power switches, and clamping 
diodes become balanced. It needs to be mentioned that: if 
IGBT is used for the power switches, the conduction losses 
among the inner power switches would become unbalanced 
under the conventional strategy because the average values of 
the currents through the inner power switches are different. 
These power loss imbalances under the conventional strategy 
would result in the thermal stress imbalance among the 
primary power devices as shown in Fig. 20. Under the DPS 
strategy, the thermal stress of D9, D10 are higher than that of 
D11, D12 and the thermal stress of (S1, D1), (S4, D4) are lower 
than that of other power switches as shown in Figs. 20(a) and 
20(c), which means that the thermal stresses among the power 
switches and clamping diodes are unbalanced. After utilizing 
the proposed strategy, the thermal stresses among the 
clamping diodes D9 - D12, outer power switches (S1, D1), (S4, 
D4), (S5, D5), (S8, D8), and inner power switches (S2, D2), (S3, 




(a)                                                         (b) 
Fig. 19. Loss breakdown of primary power devices (Vo = 50 V and Po = 1.5 
kW). (a) Working pattern I (Vin = 350 V). (b) Working Pattern II (Vin = 550 V). 
 
     
(a)                                                         (b) 
     
(c)                                                         (d) 
Fig. 20. Experimental results about thermal stresses on primary power devices 
by FLIR thermal camera. (Vo = 50 V, Po = 1.5 kW, Ambient temperature = 
25℃). (a) Three-level mode of DPS strategy (Vin = 350 V). (b) Working 
pattern I of proposed strategy (Vin = 350 V). (c) Two-level mode of DPS 
strategy (Vin = 550 V). (d) Working pattern II of proposed strategy (Vin = 550 
V). 
 
Fig. 21 shows the experimental comparison results about 
efficiencies between the conventional strategy and proposed 
strategy. From Fig. 21, it can be observed that: 1) the 
efficiencies under the working pattern I of the proposed 
strategy are almost the same as that under the three-level mode 
of the DPS strategy; 2) the efficiencies under the working 
pattern II of the proposed strategy are slightly lower than that 
under the three-level mode of the DPS strategy. Fig. 22 
presents the loss breakdown of main components in the FBTL 
DC/DC converter under the conventional DPS strategy and 
proposed strategy when Po is 1.5 kW. From Fig. 22, it can be 
observed that: 1) the conduction losses of the primary power 
switches under the DPS strategy and proposed strategy are 
almost the same; 2) the DPS and proposed strategy both 
realize ZVS, and the switching-off losses are almost the same, 
so the switching losses of the primary power switches would 
be almost the same; 3) the power losses of the transformer 
under the two strategies would be almost the same because the 
primary voltage and primary voltage on the transformer are 
almost the same; 4) the secondary components’ power losses 
would be almost the same because the secondary voltage and 
current are almost the same. 
It needs to be mentioned that: with the decreasing of the 
output power, the conduction losses of the primary power 
devices under the working pattern I of proposed strategy and 
three-level mode of DPS strategy are almost the same, but the 
conduction losses of the primary power devices under the 
working pattern II of proposed strategy become higher than 
that under the two-level mode of DPS strategy, which results 
in that the converter’s efficiencies under the working pattern II 
become lower than that under the two-level mode with the 
decreasing of the output power as shown in Fig. 21. The 
reason causing lower efficiencies is that MOSFET is used for 
the power switches in the established prototype. When using 
MOSFET, the primary current ip flows through the two body 
diodes of the power switches instead of the power switches 
themselves during the free-wheeling time periods (as [t5 - t6], 
[t9 - t10], [t13 - t14], and [t17 - t18] in Fig. 5(b)) under the working 
pattern II of proposed strategy. With the decreasing of the 
output power, the free-wheeling time periods would become 
longer, which would thus increase the conduction losses in 
comparison with the DPS strategy because the conduction loss 
of power switch is lower than that of its body diode when the 
same current flows through them [27]. However, when IGBT 
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is used for the power switches to satisfy the higher voltage and 
power applications, the primary current ip would both flow 
through the two power switches and two body diodes during 
the free-wheeling time periods under the two-level mode and 
working pattern II. 
 






Note: 1. Primary power devices’ conduction loss. 2. Primary power switches’ 
switching loss. 3. Transformer’s core loss. 4. Transformer’s copper loss. 5. 
Output rectifier diodes’ loss. 6. Output filter inductor’s loss. 8. PCB loss. 10. 
Total loss. 
Fig. 22. Comparison results about loss breakdown when Vo = 50 V, and Po = 








This paper points out that there exists the current imbalance 
issue of primary power devices under the conventional 
strategies in the FBTL DC/DC converter based on the detailed 
analysis. Then, in order to eliminate these current imbalances, 
a new modulation strategy is proposed for the FBTL DC/DC 
converter. In addition, the proposed strategy is composed of 
two working patterns, which can not only realize zero-voltage 
switching (ZVS) but also satisfy the wide input voltage range. 
The transition between these two working patterns is seamless. 
More significantly, these two working patterns of the proposed 
strategy can both effectively balance the currents among 
power switches and clamping diodes, which would thus 
improve the reliability of the FBTL DC/DC converter by 
balancing the thermal stresses among the power switches and 
clamping diodes. Finally, a 1.5 kW experimental prototype is 
established, and the experimental results verify that the current 
difference and thermal stress difference among the inner 
power switches, outer power switches, and clamping diodes 




See Table V. 
 
TABLE V. PARAMETERS OF EXPERIMENTAL PROTOTYPE 
Component Description 
Power Switches S1 - S4  SPW47N60C3 
Power Diodes D1 - D8 DSEI30-10AR 
Rectifier Diodes Dr1 - Dr4 MBR40250TG 
Turns Ratio of Transformer Tr (n : 1) 25 : 8 
Added inductor plus Leakage Inductor Lr (uH) 47.7 
Input Capacitors C1 and C2 (uF) 470 
Flying Capacitors Cs1 and Cs2 (uF) 47 
Output Filter Capacitor Co (uF) 470 
Output Filter Inductor Lo (uH) 140 




The derivation of the current expressions in Table IV are presented as below based on Fig. 5. 
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